Building the Edge TPU with Chisel: Engineers' Experiences

Pointed to as a rare first-hand account of a real, shipping ASIC built in an open-source HDL, useful in HDL and FPGA choice discussions.

A Google talk from the Chisel community in which engineers recount designing the Edge TPU with the Chisel hardware construction language. It covers the productivity gains and the problems they hit.